Posted by Ganesh Gore on September 10, 2020 3D logic cells design and results based on Vertical NWFET technology including tied compact model Please log in to access this content! Login Register Ganesh Gorehttps://vlsisoc2020.eng.utah.edu/author/ggore/